#### MATRA MHS

# L 67130/L 67140

## $1 \text{ K} \times 8 \text{ CMOS}$ Dual Port RAM 3.3 Volt

## Introduction

The L 67130/67140 are very low power CMOS dual port static RAMs organized as  $1024 \times 8$ . They are designed to be used as a stand-alone 8 bits dual port RAM or as a combination MASTER/SLAVE dual port for 16 bits or more width systems. The MHS MASTER/SLAVE dual port approach in memory system applications results in full speed, error free operation without the need for additional discrete logic.

Master and slave devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads and writes to any location in the memory. An automatic power down feature controlled by  $\overline{CS}$  permits the onchip circuitry of each port in order to enter a very low stand by power mode.

## Features

- Single 3.3 V  $\pm$  0.3 volt power supply
- Fast access time 45 ns(\*) to 70 ns
- 67130L/67140L low power 67130V/67140V very low power
- Expandable data bus to 16 bits or more using master/slave devices when using more than one device.


Using an array of eight transistors (8T) memory cell and fabricated with the state of the art 1.0  $\mu$ m lithography named SCMOS, the M67130/140 combine an extremely low standby supply current (typ = 1.0  $\mu$ A) with a fast access time at 45 ns over the full temperature range. All versions offer battery backup data retention capability with a typical power consumption at less than 5  $\mu$ W.

For military/space applications that demand superior levels of performance and reliability the L 67130/140 is processed according to the methods of the latest revision of the MIL STD 883 (class B or S) and/or ESA SCC 9000.


- On chip arbitration logic
- BUSY output flag on master
- **BUSY** input flag on slave
- INT flag for port to port communication
- Fully asynchronous operation from either port
- Battery backup operation : 2 V data retention

## Interface

#### **Pin Configuration**



#### **Block Diagram**



Notes: 1. L 67130 (MASTER) : BUSY is open drain output and requires pullup resistor L 67140 (SLAVE) : BUSY in input

2. Open drain output requires pull-up resistor.

#### **Pin Names**

LEFT PORT	RIGHT PORT	NAMES
$\overline{\text{CS}}_{\text{L}}$	$\overline{\text{CS}}_{\text{R}}$	Chip select
$R/\overline{W}_L$	$R/\overline{W}_R$	Write Enable
OEL	$\overline{OE}_R$	Output Enable
A <sub>0L - 9L</sub>	$A_{0R-9R}$	Address
I/O <sub>0L - 7L</sub>	I/O <sub>0R - 7R</sub>	Data Input/Output
BUSYL	BUSY <sub>R</sub>	Busy Flag
INTL	<b>INT</b> <sub>R</sub>	Interrupt Flag
VC	CC	Power
GN	١D	Ground

## **Functional Description**

The L 67130/L 67140 has two ports with separate control, address and I/O pins that permit independent read/write access to any memory location. These devices have an automatic power-down feature controlled by  $\overline{CS}$ .  $\overline{CS}$ controls on-chip power-down circuitry which causes the port concerned to go into stand-by mode when not selected ( $\overline{CS}$  high). When a port is selected access to the full memory array is permitted. Each port has its own Output Enable control ( $\overline{OE}$ ). In read mode, the port's  $\overline{OE}$ turns the Output drivers on when set LOW. Non-conflicting **READ/WRITE** conditions are illustrated in table 1.

#### **Interrupt Logic**

The interrupt flag ( $\overline{INT}$ ) allows communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{INT}_L$ ) is set when the right port writes to memory location 3FE (HEX). The left port clears the interrupt by reading address location 3FE. Similarly, the right port interrupt flag (INT<sub>R</sub>) is set when the left port writes to memory location 3FF (hex), and the right port must read memory location 3FF in order to clear the interrupt flag (INT<sub>R</sub>). The 8 bit message at 3FE or 3FF is user-defined. If the interrupt function is not used, address locations 3FE and 3FF are not reserved for mail boxes but become part of the RAM. See table 3 for the interrupt function.

#### **Arbitration Logic**

The arbitration logic will resolve an address match or a chip select match down to a minimum of 5 ns and determine which port has access. In all cases, an active  $\overline{\text{BUSY}}$  flag will be set for the inhibited port.

The  $\overline{\text{BUSY}}$  flags are required when both ports attempt to access the same location simultaneously.Should this conflict arise, on-chip arbitration logic will determine which port has access and set the  $\overline{\text{BUSY}}$  flag for the inhibited port.  $\overline{\text{BUSY}}$  is set at speeds that allow the processor to hold the operation with its associated address and data. It should be noted that the operation is invalid for the port for which  $\overline{\text{BUSY}}$  is set LOW. The inhibited port will be given access when  $\overline{\text{BUSY}}$  goes inactive.

A conflict will occur when both left and right ports are active and the two addresses coincide. The on-chip arbitration determines access in these circumstances. Two modes of arbitration are provided : (1) if the addresses match and are valid before  $\overline{CS}$  on-chip control logic arbitrates between  $\overline{CS}_L$  and  $\overline{CS}_R$  for access ; or (2) if the  $\overline{CS}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to table 2). The inhibited port's  $\overline{BUSY}$  flag is set and will reset when the port granted access completes its operation in both arbitration modes.

#### **Data Bus Width Expansion**

#### Master/Slave Description

Expanding the data bus width to 16 or more bits in a dual-port RAM system means that several chips may be active simultaneously. If every chip has a hardware arbitrator, and the addresses for each chip arrive at the same time one chip may activate its L BUSY signal while another activates its R BUSY signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To overcome this "Busy Lock-Out" problem, MHS has developed a MASTER/SLAVE system which uses a single hardware arbitrator located on the MASTER. The SLAVE has <u>BUSY</u> inputs which allow direct interface to the MASTER with no external components, giving a speed advantage over other systems. When dual-port RAMs are expanded in width, the SLAVE RAMs must be prevented from writing until the BUSY input has been settled. Otherwise, the SLAVE chip may begin a write cycle during a conflict situation. On the opposite, the write pulse must extend a hold time beyond BUSY to ensure that a write cycle occurs once the conflict is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE must be inhibited by the MASTER's maximum arbitration time. If a conflict then occurs, the write to the SLAVE will be inhibited because of the MASTER's <u>BUSY</u> signal.

#### **Truth Table**

	LEFT OR RIG	GHT PORT <sup>(1)</sup>		
R/W	<del>CS</del>	ŌĒ	D0-7	FUNCTION
Х	Н	Х	Z	Port Disabled and in Power Down Mode. ICCSB or ICCSB1
L	L	Х	DATA <sub>IN</sub>	Data on Port Written into memory <sup>(2)</sup>
Н	L	L	DATA <sub>OUT</sub>	Data in Memory Output on Port <sup>(3)</sup>
Н	L	Н	Z	High Impedance Outputs

**Notes :** 1.  $A_{0L} - A_{10L} \neq A_{0R} - A_{10R}$ .

2. If  $\overline{BUSY} = L$ , data is not written.

3. If  $\overline{\text{BUSY}} = L$ , data may not be valid, see t<sub>WDD</sub> and t<sub>DDD</sub> timing.

4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE.

# TEMIC

#### MATRA MHS

#### Table 2 : Arbitration<sup>(5)</sup>

LEFT	PORT	RIGHT	PORT	FLA	GS	
$\overline{CS}_L$	$A_{0L} - A_{9L}$	<b>CS</b> <sub><b>R</b></sub>	$A_{0L} - A_{9R}$	BUSYL	BUSY <sub>R</sub>	FUNCTION
Н	Х	Н	Х	Н	Н	No Contention
L	Any	Н	Х	Н	Н	No Contention
Н	Х	L	Any	Н	Н	No Contention
L	$\neq A_{0R} - A_{9R}$	L	$\neq A_{0L} - A_{9L}$	Н	Н	No Contention
ADDRESS ARI	ADDRESS ARBITRATION WITH THE LOW BEFORE ADDRESS MATCH					
L	LV5R	L	LV5R	Н	L	L–Port Wins
L	RV5L	L	RV5L	L	Н	R–Port Wins
L	Same	L	Same	Н	L	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved
CS ARBITRAT	ION WITH ADD	RESS MATCH BI	EFORE CS			
LL5R	$= A_{0R} - A_{9R}$	LL5R	$= A_{0L} - A_{9L}$	Н	L	L–Port Wins
RL5L	$= A_{0R} - A_{9R}$	RL5L	$= A_{0L} - A_{9L}$	L	Н	R–Port Wins
LW5R	$= A_{0R} - A_{9R}$	LW5R	$= A_{0L} - A_{9L}$	Н	L	Arbitration Resolved
LW5R	$=A_{0R}-A_{9R}$	LW5R	$=A_{0L}-A_{9L}$	L	Н	Arbitration Resolved

Notes: 5. INT Flags Don't Care.

6. X = DON'T CARE, L = LOW, H = HIGH.

 $LV5R = Left Address Valid \ge 5 ns before right address.$ 

 $RV5L = Right address Valid \ge 5 ns before left address.$ 

Same = Left and Right Addresses match within 5 ns of each other.

 $LL5R = Left \overline{CS} = LOW \ge 5$  ns before Right  $\overline{CS}$ .

 $RL5L = Right \overline{CS} = LOW \ge 5$  ns before left  $\overline{CS}$ .

LW5R = Left and Right  $\overline{CS}$  = LOW within 5 ns of each other.

#### Table 3 : Interrupt Flag (7, 10)

	LEFT PORT				RIGHT PORT					FUNCTION			
$R/\overline{W}_L$	$\overline{CS}_L$	$\overline{\text{OE}}_{\text{L}}$	A <sub>OL</sub> -A <sub>9L</sub>	$\overline{INT}_L$	$R/\overline{W}_R$	<b>CSR</b>	<b>OE</b> <sub>R</sub>	A <sub>OR</sub> -A <sub>9R</sub>	<b>INT</b> <sub>R</sub>	FUNCTION			
L	L	Х	3FF	Х	Х	Х	Х	Х	L <sup>(8)</sup>	Set Right $\overline{INT}_R$ Flag			
Х	Х	Х	Х	Х	Х	L	L	3FF	H <sup>(9)</sup>	Reset Right $\overline{INT}_R$ Flag			
X	X	Х	Х	L <sup>(9)</sup>	L	L	X	3FE	X	Set Left $\overline{INT}_L$ Flag			
Х	L	L	3FE	H <sup>(8)</sup>	Х	Х	Х	Х	X	Reset Left $\overline{INT}_L$ Flag			

Notes: 7. Assumes  $\overline{\text{BUSY}}_{L} = \overline{\text{BUSY}}_{R} = \text{H}$ . 8. If  $\overline{\text{BUSY}}_{L} = \text{L}$ , then NC.

9. If  $\overline{\text{BUSY}}_R = L$ , then NC.

10. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE.

## **Electrical Characteristics**

#### Absolute Maximum Ratings

#### \* Notice

 $\label{eq:supply} \begin{array}{l} \mbox{Supply voltage (VCC-GND):} & \dots & -0.3 \ V \ to \ 7.0 \ V \\ \mbox{Input or output voltage applied:} & \dots & (GND \ -0.3 \ V) \ to \ (VCC \ + \ 0.3 \ V) \\ \mbox{Storage temperature:} & \dots & -65^\circ C \ to \ + \ 150^\circ C \end{array}$ 

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE	OPERATING SUPPLY VOLTAGE	OPERATING TEMPERATURE			
Military	$V_{CC} = 3.3 V \pm 0.3 V$	– 55 °C to + 125 °C			
Automotive	$V_{CC} = 3.3 V \pm 0.3 V$	-40 °C to $+125$ °C			
Industrial	$V_{CC} = 3.3 V \pm 0.3 V$	-40 °C to + 85 °C			
Commercial	$V_{CC} = 3.3 V \pm 0.3 V$	$0 \circ C$ to $+ 70 \circ C$			

#### **DC Parameters**

			L 67130	/ 140–45	L 67130	/ 140–55	L 67130/ 140-70		Unit	Value
Parameter	Description	Version	СОМ	IND MIL AUTO	СОМ	IND MIL	COM MIL			
			Preliminary			AUTO		AUTO		
I <sub>CCSB (11)</sub>	Standby supply current (Both ports TTL level inputs)	V L	1 5	1 10	1 5	1 10	1 5	1 10	mA mA	Max Max
I <sub>CCSB1 (12)</sub>	Standby supply current (Both ports CMOS level inputs)	V L	10 100	20 200	10 100	20 200	10 100	20 200	μΑ μΑ	Max Max
I <sub>CCOP (13)</sub>	Operating supply current (Both ports active)	V L	80 80	90 100	70 70	80 90	60 60	70 80	mA mA	Max Max
I <sub>CCOP 1 (14)</sub>	Operating supply current (One port active – One port standby)	V L	50 60	55 65	40 50	45 55	35 45	40 50	mA mA	Max Max

**Notes :** 11.  $\overline{CS}_L = \overline{CS}_R \ge 2.2 \text{ V.}$ 

12.  $\overline{\text{CS}}_{\text{L}} = \overline{\text{CS}}_{\text{R}} \ge \text{VXX} - 0.2 \text{ V}.$ 

13. Both ports active – Maximum frequency – Outputs open –  $\overline{OE} = VIH$ .

14. One port active (f = MAX) – Output open – One port stand-by TTL or CMOS Level inputs –  $\overline{CS}_L = \overline{CS}_R \ge 2.2 \text{ V}.$ 

PARAMETER	DESCRIPTION	L 67130-45/55/70 L 67140-45/55/70	UNIT	VALUE
II/O <sub>(15)</sub>	Input/Output leakage current	± 10	μΑ	Max
VIL <sub>(16)</sub>	Input low voltage	0.7	V	Max
VIH <sub>(16)</sub>	Input high voltage	1.8	V	Min
VOL(17)	Output low voltage (I/O <sub>0</sub> –I/O <sub>7</sub> )	0.5	V	Max
VOL	Open drain output low voltage (BUSY, INT) I <sub>OL</sub> = 16 mA	0.5	V	Max
VOH(17)	Output high voltage	1.5	V	Min
C IN <sub>(21)</sub>	Input capacitance	5	pF	Max
C OUT <sub>(21)</sub>	Output capacitance	7	pF	Max

**Notes :** 15.  $V_{CC} = 5.5 \text{ V}$ , Vin = Gnd to  $V_{CC}$ ,  $\overline{CS} = \text{VIH}$ , Vout = 0 to  $V_{CC}$ .

16. VIH max =  $V_{CC}$  + 0.3 V, VIL min – 0.3 V or –1 V pulse width 50 ns.

17.  $V_{CC}$  min, IOL = 4 mA, IOH = -4 mA.

#### **Data-Retention Mode**


MHS CMOS RAMs are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention :

1 – Chip select  $(\overline{CS})$  must be held high during data retention ; within Vcc to VCC<sub>DR</sub>.

 $2-\overline{\text{CS}}$  must be kept between V<sub>CC</sub> – 0.2 V and 70 % of Vcc during the power up and power down transitions.

3 - The RAM can begin operation > tRC after Vcc reaches the minimum operating voltage (3 volts).

#### Timing




		MA		
PARAMETER	TEST CONDITIONS (18)	СОМ	MIL IND AUTO	UNIT
ICC <sub>DR1</sub>	@ VCC <sub>DR</sub> = 2 V	10	20	μΑ

Notes: 18.  $\overline{CS} = Vcc$ , Vin = Gnd to Vcc. 19.  $t_{RC} = Read$  cycle time.

#### **AC Test Conditions**


Input Pulse Levels : GND to 3.0 V Input Rise/Fall Times : 5 ns Input Timing Reference Levels : 1.5 V

#### Figure 1. Output Load.



Output Reference Levels : 1.5 V Output Load : see figures 1, 2

#### Figure 2. Output load. (For t<sub>HZ</sub>, t<sub>LZ</sub>, t<sub>WZ</sub>, and t<sub>OW</sub>)



MATRA MHS

#### **AC Parameters**

READ C	CYCLE		L67130-45 L67140-45		L67130-55 L67140-55		L67130-70 L67140-70		
SYMBOL (23)	SYMBOL (24)	PARAMETER	MIN. PRELIN	MAX. MINARY	MIN.	MAX.	MIN.	MAX.	UNIT
TAVAVR	t <sub>RC</sub>	Read cycle time	45	_	55	-	70	_	ns
TAVQV	t <sub>AA</sub>	Address access time	-	45	-	55	-	70	ns
TELQV	t <sub>ACS</sub>	Chip Select access time (22)	_	45	_	55	_	70	ns
TGLQV	t <sub>AOE</sub>	Output enable access time	-	30	-	35	-	40	ns
TAVQX	t <sub>OH</sub>	Output hold from address change	0	_	0	-	0	-	ns
TELQZ	t <sub>LZ</sub>	Output low Z time (20, 21)	5	_	5	-	5	-	ns
TEHQZ	t <sub>HZ</sub>	Output high Z time (20, 21)	-	20	-	30	-	35	ns
TPU	t <sub>PU</sub>	Chip Select to power up time (21)	0	_	0	-	0	_	ns
TPD	t <sub>PD</sub>	Chip disable to power down time (21)	_	50	-	50	_	50	ns

Notes: 20. Transition is measured ± 500 mV from low or high impedance voltage with load (figures 1 and 2).


21. This parameter is guaranteed but not tested.

22. To access RAM  $\overline{CS}$  = VIL.


23. STD symbol.

24. ALT symbol.

### Timing Waveform of Read Cycle nº 1, Either Side (25, 26, 28)



### Timing Waveform of Read Cycle nº 2, Either Side (25, 27, 29)



Notes: 25. R/W is high for read cycles.

- 26. Device is continuously enabled,  $\overline{CS} = VIL$ .
- 27. Addresses valid prior to or coincident with  $\overline{\text{CS}}$  transition low.
- 28.  $\overline{OE} = VIL$ .
- 29. To access RAM,  $\overline{CS} = VIL$ .

# TEMIC

MATRA MHS

## **AC Parameters**

WRITE	CYCLE			30–45 40–45		30–55 40–55		30–70 40–70	
SYMBOL (34)	SYMBOL (35)	PARAMETER	MIN. PRELIN	MAX. MINARY	MIN.	MAX.	MIN.	MAX.	UNIT
TAVAVW	t <sub>WC</sub>	Write cycle time	45	_	55	_	70	_	ns
TELWH	t <sub>SW</sub>	Chip select to end of write (32)	35	_	40	_	45	_	ns
TAVWH	t <sub>AW</sub>	Address valid to end of write	35	_	40	_	45	_	ns
TAVWL	t <sub>AS</sub>	Address Set-up Time	0	_	0	_	0	_	ns
TWLWH	t <sub>WP</sub>	Write Pulse Width	35	_	40	_	45	_	ns
TWHAX	t <sub>WR</sub>	Write Recovery Time	0	_	0	_	0	_	ns
TDVWH	t <sub>DW</sub>	Data Valid to end of write	25	_	25	_	30	_	ns
TGHQZ	t <sub>HZ</sub>	Output high Z time (30, 31)	-	20	_	30	_	40	ns
TWHDX	t <sub>DH</sub>	Data hold time (33)	0	_	0	_	0	_	ns
TWLQZ	t <sub>WZ</sub>	Write enable to output in high Z (30, 31)	-	20	_	30	_	40	ns
TWHQX	t <sub>OW</sub>	Output active from end of write (30, 31, 33)	0	_	0	_	0	_	ns

Notes : 30. Transition is measured  $\pm$  500 mV from low or high impedance voltage with load (figures 1 and 2).

31. This parameter is guaranteed but not tested.

32. To access RAM  $\overline{CS}$  = VIL.

This condition must be valid for entire t<sub>SW</sub> time.


33. The specification for  $t_{DH}$  must be met by the device supplying write data to the RAM under all operating conditions.

Although  $t_{DH}$  and  $t_{OW}$  values vary over voltage and temperature, the actual  $t_{DH}$  will always be smaller than the actual  $t_{OW}$ . 34. STD symbol.

35. ALT symbol.


# ΤΕΜΙΟ

# L 67130/L 67140



Timing Waveform of Write Cycle nº 1, R/W Controlled Timing <sup>(36, 37, 38, 42)</sup>

## Timing Waveform of Write Cycle nº 2, CS Controlled Timing (36, 37, 38, 40)



Notes: 36. R/W must be high during all address transitions.

- 37. A write occurs during the overlap ( $t_{SW}$  or  $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $R/\overline{W}$ .
- 38. t<sub>WR</sub> is measured from the earlier of  $\overline{CS}$  or  $R/\overline{W}$  going high to the end of write cycle.
- 39. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 40. If the  $\overline{CS}$  low transition occurs simultaneously with or after the R/ $\overline{W}$  low transition, the outputs remain in the high impedance state.
- 41. Transition is measured  $\pm$  500 mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100 % tested.
- 42. If  $\overline{OE}$  is low during a  $R/\overline{W}$  controlled write cycle, the write pulse width must be the larger of  $t_{WP}$  or  $(t_{WZ} + t_{DW})$  to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{DW}$ . If  $\overline{OE}$  is high during an  $R/\overline{W}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{WP}$ .
- 43. To access RAM,  $\overline{CS} = VIL$ .

# ΤΕΜΙΟ

#### MATRA MHS

# L 67130/L 67140

#### **AC Parameters**

SYMBOL	PARAMETER	L671 L671	30-45 40-45	L67130–55 L67140–55		L67130-70 L67140-70		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
BUSY TIMIN	G (For L 67130 only)			-				
t <sub>BAA</sub>	BUSY Access time to address	-	35	-	45	-	50	ns
t <sub>BDA</sub>	BUSY Disable time to address	-	35	_	40	-	40	ns
t <sub>BAC</sub>	BUSY Access time to Chip Select	-	30	-	35	-	50	ns
t <sub>BDC</sub>	BUSY Disable time to Chip Select	_	25	_	30	I	40	ns
t <sub>WDD</sub>	Write Pulse to data delay (44)	_	70	_	80	I	90	ns
t <sub>DDD</sub>	Write data valid to read data delay (44)	-	45	_	55	I	70	ns
t <sub>APS</sub>	Arbitration priority set-up time (45)	5	-	5	-	5	-	ns
t <sub>BDD</sub>	BUSY disable to valid data	-	Note 46	_	Note 46	I	Note 46	ns
BUSY TIMIN	G (For L 67140 only)	_	_	_	_		_	
t <sub>WB</sub>	Write to $\overline{\text{BUSY}}$ input (47)	0	-	0	-	0	-	ns
t <sub>WH</sub>	Write hold after $\overline{\text{BUSY}}$ (48)	30	-	30	_	30	-	ns
t <sub>WDD</sub>	Write pulse to data delay (49)	_	70	_	80	-	90	ns
t <sub>DDD</sub>	Write data valid to read data delay (49)	-	45	_	55	-	70	ns

Notes: 44. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with BUSY (For L67130 only)".

45. To ensure that the earlier of the two ports wins.


46.  $t_{BDD}$  is a calculated parameter and is the greater of 0,  $t_{WDD} - t_{WP}$  (actual) or  $t_{DDD} - t_{DW}$  (actual).

47. To ensure that the write cycle is inhibited during contention.

48. To ensure that a write cycle is completed after contention.

49. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveforms of Read with Port to port delay (For L67140 only)".

MATRA MHS



## Timing Waveform of Read with $\overline{\text{BUSY}}\ ^{(50,\ 51,\ 52)}$ (For L 67130)


Notes: 50. To ensure that the earlier of the two port wins.

51. Write cycle parameters should be adhered to, to ensure proper writing.

52. Device is continuously enabled for both ports.

53.  $\overline{OE}$  at L for the reading port.

## Timing Waveform of Write with Port-to-port <sup>(54, 55, 56)</sup> (For L 67140 only)




Notes : 54. Assume  $\overline{\text{BUSY}} = \text{H}$  for the writing port, and  $\overline{\text{OE}} = \text{L}$  for the reading port.

55. Write cycle parameters should be adhered to, to ensure proper writing.


56. Device is continuously enabled for both ports.

## TEMIC MATRA MHS

## Timing Waveform of Write with **BUSY** (For L 67140)




Timing Waveform of Contention Cycle nº 1, CS Arbitration (For L 67130 only)




# Timing Waveform of Contention Cycle nº 2, Address Valid Abritration (For L 67130 only) <sup>(57)</sup>

Left Address Valid First :




Right Address Valid First :



Note : 57.  $\overline{CS}_L = \overline{CS}_R = V_{IL}$ 


#### 16 Bit Master/Slave Dual-port Memory Systems




Note: 58. No arbitration in L 67140 (SLAVE). BUSY IN inhibits write in L 67140 (SLAVE).



## Waveform of Interrupt Timing <sup>(59)</sup>






Notes: 59. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A". 60. See interrupt truth table.

- 61. Timing depends on which enable signal is asserted last.
- 52. Timing depends on which enable signal is de-asserted first.

#### AC Electrical Characteristics over the Full Operating Temperature and Supply Voltage Range

INTERRUPT TIMING	PARAMETER	L 67130/140-45		L 6 7130/140–55		L 6 7130/140–70		UNIT
SYMBOL		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>AS</sub>	Address set-up time	0	_	0	_	0	_	ns
t <sub>WR</sub>	Write recovery time	0	_	0	_	0	_	ns
t <sub>INS</sub>	Interrupt set time	_	40	_	45	_	60	ns
t <sub>INR</sub>	Interrupt reset time		40		45		60	ns

## **Ordering Information**



The information contained herein is subject to change without notice. No responsibility is assumed by MATRA MHS SA for using this publication and/or circuits described herein : nor for any possible infringements of patents or other rights of third parties which may result from its use.